4 Copyright 2008, 2009 Michel Pollet <buserror@gmail.com>
6 This file is part of simavr.
8 simavr is free software: you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation, either version 3 of the License, or
11 (at your option) any later version.
13 simavr is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
18 You should have received a copy of the GNU General Public License
19 along with simavr. If not, see <http://www.gnu.org/licenses/>.
24 #include "sim_core_declare.h"
25 #include "avr_eeprom.h"
26 #include "avr_flash.h"
27 #include "avr_watchdog.h"
28 #include "avr_extint.h"
29 #include "avr_ioport.h"
32 #include "avr_timer.h"
36 void m128_init(struct avr_t * avr);
37 void m128_reset(struct avr_t * avr);
41 #include "avr/iom128.h"
44 * This is a template for all of the 128 devices, hopefuly
50 avr_watchdog_t watchdog;
52 avr_ioport_t porta, portb, portc, portd, porte, portf, portg;
53 avr_uart_t uart0,uart1;
55 avr_timer_t timer0,timer1,timer2,timer3;
66 .rampz = RAMPZ, // extended program memory access
68 AVR_EEPROM_DECLARE_NOEEPM(EE_READY_vect),
69 AVR_SELFPROG_DECLARE(SPMCSR, SPMEN, SPM_READY_vect),
70 AVR_WATCHDOG_DECLARE_128(WDTCR, _VECTOR(0)),
72 AVR_EXTINT_DECLARE(0, 'D', PD0),
73 AVR_EXTINT_DECLARE(1, 'D', PD1),
74 AVR_EXTINT_DECLARE(2, 'D', PD2),
75 AVR_EXTINT_DECLARE(3, 'D', PD3),
76 AVR_EXTINT_DECLARE(4, 'E', PE4),
77 AVR_EXTINT_DECLARE(5, 'E', PE5),
78 AVR_EXTINT_DECLARE(6, 'E', PE6),
79 AVR_EXTINT_DECLARE(7, 'E', PE7),
81 .porta = { // no PCINTs in atmega128
82 .name = 'A', .r_port = PORTA, .r_ddr = DDRA, .r_pin = PINA,
85 .name = 'B', .r_port = PORTB, .r_ddr = DDRB, .r_pin = PINB,
88 .name = 'C', .r_port = PORTC, .r_ddr = DDRC, .r_pin = PINC,
91 .name = 'D', .r_port = PORTD, .r_ddr = DDRD, .r_pin = PIND,
94 .name = 'E', .r_port = PORTE, .r_ddr = DDRE, .r_pin = PINE,
97 .name = 'F', .r_port = PORTF, .r_ddr = DDRF, .r_pin = PINF,
100 .name = 'G', .r_port = PORTG, .r_ddr = DDRG, .r_pin = PING,
104 // no PRUSART .disabled = AVR_IO_REGBIT(PRR,PRUSART0),
108 .txen = AVR_IO_REGBIT(UCSR0B, TXEN0),
109 .rxen = AVR_IO_REGBIT(UCSR0B, RXEN0),
117 .enable = AVR_IO_REGBIT(UCSR0B, RXCIE0),
118 .raised = AVR_IO_REGBIT(UCSR0A, RXC0),
119 .vector = USART0_RX_vect,
122 .enable = AVR_IO_REGBIT(UCSR0B, TXCIE0),
123 .raised = AVR_IO_REGBIT(UCSR0A, TXC0),
124 .vector = USART0_TX_vect,
127 .enable = AVR_IO_REGBIT(UCSR0B, UDRIE0),
128 .raised = AVR_IO_REGBIT(UCSR0A, UDRE0),
129 .vector = USART0_UDRE_vect,
133 // no PRUSART .disabled = AVR_IO_REGBIT(PRR,PRUSART1),
137 .txen = AVR_IO_REGBIT(UCSR1B, TXEN1),
138 .rxen = AVR_IO_REGBIT(UCSR1B, RXEN1),
146 .enable = AVR_IO_REGBIT(UCSR1B, RXCIE1),
147 .raised = AVR_IO_REGBIT(UCSR1A, RXC1),
148 .vector = USART1_RX_vect,
151 .enable = AVR_IO_REGBIT(UCSR1B, TXCIE1),
152 .raised = AVR_IO_REGBIT(UCSR1A, TXC1),
153 .vector = USART1_TX_vect,
156 .enable = AVR_IO_REGBIT(UCSR1B, UDRIE1),
157 .raised = AVR_IO_REGBIT(UCSR1A, UDRE1),
158 .vector = USART1_UDRE_vect,
163 .mux = { AVR_IO_REGBIT(ADMUX, MUX0), AVR_IO_REGBIT(ADMUX, MUX1),
164 AVR_IO_REGBIT(ADMUX, MUX2), AVR_IO_REGBIT(ADMUX, MUX3),
165 AVR_IO_REGBIT(ADMUX, MUX4),},
166 .ref = { AVR_IO_REGBIT(ADMUX, REFS0), AVR_IO_REGBIT(ADMUX, REFS1)},
167 .adlar = AVR_IO_REGBIT(ADMUX, ADLAR),
169 .aden = AVR_IO_REGBIT(ADCSRA, ADEN),
170 .adsc = AVR_IO_REGBIT(ADCSRA, ADSC),
171 // no ADATE .adate = AVR_IO_REGBIT(ADCSRA, ADATE),
172 .adps = { AVR_IO_REGBIT(ADCSRA, ADPS0), AVR_IO_REGBIT(ADCSRA, ADPS1), AVR_IO_REGBIT(ADCSRA, ADPS2),},
177 //.r_adcsrb = ADCSRB,
178 // .adts = { AVR_IO_REGBIT(ADCSRB, ADTS0), AVR_IO_REGBIT(ADCSRB, ADTS1), AVR_IO_REGBIT(ADCSRB, ADTS2),},
181 .enable = AVR_IO_REGBIT(ADCSRA, ADIE),
182 .raised = AVR_IO_REGBIT(ADCSRA, ADIF),
188 .wgm = { AVR_IO_REGBIT(TCCR0, WGM00), AVR_IO_REGBIT(TCCR0, WGM01) },
190 [0] = AVR_TIMER_WGM_NORMAL8(),
192 [2] = AVR_TIMER_WGM_CTC(),
193 [3] = AVR_TIMER_WGM_FASTPWM8(),
195 .cs = { AVR_IO_REGBIT(TCCR0, CS00), AVR_IO_REGBIT(TCCR0, CS01), AVR_IO_REGBIT(TCCR0, CS02) },
196 // .cs_div = { 0, 0, 3 /* 8 */, 6 /* 64 */, 8 /* 256 */, 10 /* 1024 */ },
197 .cs_div = { 0, 0, 3 /* 8 */, 5 /* 32 */, 6 /* 64 */, 7 /* 128 */, 8 /* 256 */, 10 /* 1024 */},
199 // asynchronous timer source bit.. if set, use 32khz frequency
200 .as2 = AVR_IO_REGBIT(ASSR, AS0),
205 .enable = AVR_IO_REGBIT(TIMSK, TOIE0),
206 .raised = AVR_IO_REGBIT(TIFR, TOV0),
207 .vector = TIMER0_OVF_vect,
210 [AVR_TIMER_COMPA] = {
212 .com = { AVR_IO_REGBIT(TCCR0, COM00), AVR_IO_REGBIT(TCCR0, COM01) },
213 .com_pin = AVR_IO_REGBIT(PORTB, PB4),
215 .enable = AVR_IO_REGBIT(TIMSK, OCIE0),
216 .raised = AVR_IO_REGBIT(TIFR, OCF0),
217 .vector = TIMER0_COMP_vect,
224 .wgm = { AVR_IO_REGBIT(TCCR1A, WGM10), AVR_IO_REGBIT(TCCR1A, WGM11),
225 AVR_IO_REGBIT(TCCR1B, WGM12), AVR_IO_REGBIT(TCCR1B, WGM13) },
227 [0] = AVR_TIMER_WGM_NORMAL16(),
228 // TODO: 1 PWM phase corret 8bit
229 // 2 PWM phase corret 9bit
230 // 3 PWM phase corret 10bit
231 [4] = AVR_TIMER_WGM_CTC(),
232 [5] = AVR_TIMER_WGM_FASTPWM8(),
233 [6] = AVR_TIMER_WGM_FASTPWM9(),
234 [7] = AVR_TIMER_WGM_FASTPWM10(),
235 // TODO: 8, 9 PWM phase and freq correct ICR & 10, 11
236 [12] = AVR_TIMER_WGM_ICCTC(),
237 [14] = AVR_TIMER_WGM_ICPWM(),
238 [15] = AVR_TIMER_WGM_OCPWM(),
240 .cs = { AVR_IO_REGBIT(TCCR1B, CS10), AVR_IO_REGBIT(TCCR1B, CS11), AVR_IO_REGBIT(TCCR1B, CS12) },
241 .cs_div = { 0, 0, 3 /* 8 */, 6 /* 64 */, 8 /* 256 */, 10 /* 1024 */ /* TODO: 2 External clocks */},
249 .enable = AVR_IO_REGBIT(TIMSK, TOIE1),
250 .raised = AVR_IO_REGBIT(TIFR, TOV1),
251 .vector = TIMER1_OVF_vect,
254 .enable = AVR_IO_REGBIT(TIMSK, TICIE1),
255 .raised = AVR_IO_REGBIT(TIFR, ICF1),
256 .vector = TIMER1_CAPT_vect,
259 [AVR_TIMER_COMPA] = {
261 .r_ocrh = OCR1AH, // 16 bits timers have two bytes of it
262 .com = { AVR_IO_REGBIT(TCCR1A, COM1A0), AVR_IO_REGBIT(TCCR1A, COM1A1) },
263 .com_pin = AVR_IO_REGBIT(PORTB, PB5),
265 .enable = AVR_IO_REGBIT(TIMSK, OCIE1A),
266 .raised = AVR_IO_REGBIT(TIFR, OCF1A),
267 .vector = TIMER1_COMPA_vect,
270 [AVR_TIMER_COMPB] = {
273 .com = { AVR_IO_REGBIT(TCCR1A, COM1B0), AVR_IO_REGBIT(TCCR1A, COM1B1) },
274 .com_pin = AVR_IO_REGBIT(PORTB, PB6),
276 .enable = AVR_IO_REGBIT(TIMSK, OCIE1B),
277 .raised = AVR_IO_REGBIT(TIFR, OCF1B),
278 .vector = TIMER1_COMPB_vect,
281 [AVR_TIMER_COMPC] = {
284 .com = { AVR_IO_REGBIT(TCCR1A, COM1C0), AVR_IO_REGBIT(TCCR1A, COM1C1) },
285 .com_pin = AVR_IO_REGBIT(PORTB, PB7), // same as timer2
287 .enable = AVR_IO_REGBIT(ETIMSK, OCIE1C),
288 .raised = AVR_IO_REGBIT(ETIFR, OCF1C),
289 .vector = TIMER1_COMPC_vect,
297 .wgm = { AVR_IO_REGBIT(TCCR2, WGM20), AVR_IO_REGBIT(TCCR2, WGM21) },
299 [0] = AVR_TIMER_WGM_NORMAL8(),
300 // TODO 1 pwm phase correct
301 [2] = AVR_TIMER_WGM_CTC(),
302 [3] = AVR_TIMER_WGM_FASTPWM8(),
304 .cs = { AVR_IO_REGBIT(TCCR2, CS20), AVR_IO_REGBIT(TCCR2, CS21), AVR_IO_REGBIT(TCCR2, CS22) },
305 .cs_div = { 0, 0, 3 /* 8 */, 6 /* 64 */, 8 /* 256 */, 10 /* 1024 */ /* TODO external clock */ },
310 .enable = AVR_IO_REGBIT(TIMSK, TOIE2),
311 .raised = AVR_IO_REGBIT(TIFR, TOV2),
312 .vector = TIMER2_OVF_vect,
315 [AVR_TIMER_COMPA] = {
317 .com = { AVR_IO_REGBIT(TCCR2, COM20), AVR_IO_REGBIT(TCCR2, COM21) },
318 .com_pin = AVR_IO_REGBIT(PORTB, PB7), // same as timer1C
320 .enable = AVR_IO_REGBIT(TIMSK, OCIE2),
321 .raised = AVR_IO_REGBIT(TIFR, OCF2),
322 .vector = TIMER2_COMP_vect,
329 .wgm = { AVR_IO_REGBIT(TCCR3A, WGM30), AVR_IO_REGBIT(TCCR3A, WGM31),
330 AVR_IO_REGBIT(TCCR3B, WGM32), AVR_IO_REGBIT(TCCR3B, WGM33) },
332 [0] = AVR_TIMER_WGM_NORMAL16(),
333 // TODO: 1 PWM phase corret 8bit
334 // 2 PWM phase corret 9bit
335 // 3 PWM phase corret 10bit
336 [4] = AVR_TIMER_WGM_CTC(),
337 [5] = AVR_TIMER_WGM_FASTPWM8(),
338 [6] = AVR_TIMER_WGM_FASTPWM9(),
339 [7] = AVR_TIMER_WGM_FASTPWM10(),
340 // TODO: 8 PWM phase and freq corret ICR
341 // 9 PWM phase and freq corret OCR
344 [12] = AVR_TIMER_WGM_ICCTC(),
345 [14] = AVR_TIMER_WGM_ICPWM(),
346 [15] = AVR_TIMER_WGM_OCPWM(),
348 .cs = { AVR_IO_REGBIT(TCCR3B, CS30), AVR_IO_REGBIT(TCCR3B, CS31), AVR_IO_REGBIT(TCCR3B, CS32) },
349 .cs_div = { 0, 0, 3 /* 8 */, 6 /* 64 */, 8 /* 256 */, 10 /* 1024 */ /* TODO: 2 External clocks */},
357 .enable = AVR_IO_REGBIT(ETIMSK, TOIE3),
358 .raised = AVR_IO_REGBIT(ETIFR, TOV3),
359 .vector = TIMER3_OVF_vect,
362 [AVR_TIMER_COMPA] = {
364 .r_ocrh = OCR3AH, // 16 bits timers have two bytes of it
365 .com = { AVR_IO_REGBIT(TCCR3A, COM3A0), AVR_IO_REGBIT(TCCR3A, COM3A1) },
366 .com_pin = AVR_IO_REGBIT(PORTE, PE3),
368 .enable = AVR_IO_REGBIT(ETIMSK, OCIE3A),
369 .raised = AVR_IO_REGBIT(ETIFR, OCF3A),
370 .vector = TIMER3_COMPA_vect,
373 [AVR_TIMER_COMPB] = {
376 .com = { AVR_IO_REGBIT(TCCR3A, COM3B0), AVR_IO_REGBIT(TCCR3A, COM3B1) },
377 .com_pin = AVR_IO_REGBIT(PORTE, PE4),
379 .enable = AVR_IO_REGBIT(ETIMSK, OCIE3B),
380 .raised = AVR_IO_REGBIT(ETIFR, OCF3B),
381 .vector = TIMER3_COMPB_vect,
384 [AVR_TIMER_COMPC] = {
387 .com = { AVR_IO_REGBIT(TCCR3A, COM3C0), AVR_IO_REGBIT(TCCR3A, COM3C1) },
388 .com_pin = AVR_IO_REGBIT(PORTE, PE5),
390 .enable = AVR_IO_REGBIT(ETIMSK, OCIE3C),
391 .raised = AVR_IO_REGBIT(ETIFR, OCF3C),
392 .vector = TIMER3_COMPC_vect,
397 .enable = AVR_IO_REGBIT(ETIMSK, TICIE3),
398 .raised = AVR_IO_REGBIT(ETIFR, ICF3),
399 .vector = TIMER3_CAPT_vect,
408 .spe = AVR_IO_REGBIT(SPCR, SPE),
409 .mstr = AVR_IO_REGBIT(SPCR, MSTR),
411 .spr = { AVR_IO_REGBIT(SPCR, SPR0), AVR_IO_REGBIT(SPCR, SPR1), AVR_IO_REGBIT(SPSR, SPI2X) },
413 .enable = AVR_IO_REGBIT(SPCR, SPIE),
414 .raised = AVR_IO_REGBIT(SPSR, SPIF),
415 .vector = SPI_STC_vect,
426 // no .r_twamr = TWAMR,
428 .twen = AVR_IO_REGBIT(TWCR, TWEN),
429 .twea = AVR_IO_REGBIT(TWCR, TWEA),
430 .twsta = AVR_IO_REGBIT(TWCR, TWSTA),
431 .twsto = AVR_IO_REGBIT(TWCR, TWSTO),
432 .twwc = AVR_IO_REGBIT(TWCR, TWWC),
434 .twsr = AVR_IO_REGBITS(TWSR, TWS3, 0x1f), // 5 bits
435 .twps = AVR_IO_REGBITS(TWSR, TWPS0, 0x3), // 2 bits
438 .enable = AVR_IO_REGBIT(TWCR, TWIE),
439 .raised = AVR_IO_REGBIT(TWSR, TWINT),
446 static avr_t * make()
448 return &mcu_mega128.core;
451 avr_kind_t mega128 = {
452 .names = { "atmega128", "atmega128L" },
456 void m128_init(struct avr_t * avr)
458 struct mcu_t * mcu = (struct mcu_t*)avr;
460 printf("%s init\n", avr->mmcu);
462 avr_eeprom_init(avr, &mcu->eeprom);
463 avr_flash_init(avr, &mcu->selfprog);
464 avr_extint_init(avr, &mcu->extint);
465 avr_watchdog_init(avr, &mcu->watchdog);
466 avr_ioport_init(avr, &mcu->porta);
467 avr_ioport_init(avr, &mcu->portb);
468 avr_ioport_init(avr, &mcu->portc);
469 avr_ioport_init(avr, &mcu->portd);
470 avr_ioport_init(avr, &mcu->porte);
471 avr_ioport_init(avr, &mcu->portf);
472 avr_ioport_init(avr, &mcu->portg);
473 avr_uart_init(avr, &mcu->uart0);
474 avr_uart_init(avr, &mcu->uart1);
475 avr_adc_init(avr, &mcu->adc);
476 avr_timer_init(avr, &mcu->timer0);
477 avr_timer_init(avr, &mcu->timer1);
478 avr_timer_init(avr, &mcu->timer2);
479 avr_timer_init(avr, &mcu->timer3);
480 avr_spi_init(avr, &mcu->spi);
481 avr_twi_init(avr, &mcu->twi);
484 void m128_reset(struct avr_t * avr)
486 // struct mcu_t * mcu = (struct mcu_t*)avr;