pata_sl82c105: wrong assumptions about compatible PIO modes
authorSergei Shtylyov <sshtylyov@ru.mvista.com>
Tue, 30 Jan 2007 17:40:30 +0000 (20:40 +0300)
committerJeff Garzik <jeff@garzik.org>
Fri, 9 Feb 2007 22:39:38 +0000 (17:39 -0500)
commit24a01453892e0a4a6ad38460541bd0dae9b1837f
treebcf4e72523a229a67d12eb9798b40f975eeb04fc
parent246ce3b675843e0369643cceb4faeb6cf6d19a30
pata_sl82c105: wrong assumptions about compatible PIO modes

Fix the wrong "compatible" PIO mode choices: MWDMA0 has 480 ns cycle while PIO1
only has 383 ns cycle, and MWDMA2 timings matchs those of PIO4 exactly.

Signed-off-by: Jeff Garzik <jeff@garzik.org>
drivers/ata/pata_sl82c105.c