projects
/
goodfet
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Beginnings of info flash support. It isn't very good.
[goodfet]
/
firmware
/
apps
/
glitch
/
glitch.c
diff --git
a/firmware/apps/glitch/glitch.c
b/firmware/apps/glitch/glitch.c
index
6e63b91
..
c2446d5
100644
(file)
--- a/
firmware/apps/glitch/glitch.c
+++ b/
firmware/apps/glitch/glitch.c
@@
-30,6
+30,7
@@
void glitchsetup(){
//Normal voltage, use resistors instead of output.
//P5DIR=0x80; //ONLY glitch pin is output.
//Normal voltage, use resistors instead of output.
//P5DIR=0x80; //ONLY glitch pin is output.
+ P5DIR|=0x80; //glitch pin is output.
P5OUT|=0x80; //It MUST begin high.
//P5REN|=0x7F; //Resistors pull high and low weakly.
P5OUT|=0x80; //It MUST begin high.
//P5REN|=0x7F; //Resistors pull high and low weakly.
@@
-39,17
+40,25
@@
void glitchsetup(){
WDTCTL = WDTPW + WDTHOLD; // Stop WDT
TACTL = TASSEL1 + TACLR; // SMCLK, clear TAR
CCTL0 = CCIE; // CCR0 interrupt enabled
WDTCTL = WDTPW + WDTHOLD; // Stop WDT
TACTL = TASSEL1 + TACLR; // SMCLK, clear TAR
CCTL0 = CCIE; // CCR0 interrupt enabled
- CCR0 = glitchcount+0x1
5; //clock divider
- TACTL |= MC_
3;
+ CCR0 = glitchcount+0x1
0; // Compare Value
+ TACTL |= MC_
2; // continuous mode.
#endif
}
// Timer A0 interrupt service routine
interrupt(TIMERA0_VECTOR) Timer_A (void){
#endif
}
// Timer A0 interrupt service routine
interrupt(TIMERA0_VECTOR) Timer_A (void){
- P5OUT&=~BIT7;//Glitch
- //P5DIR=BIT7; //All else high impedance.
- P5OUT|=BIT7;//Normal
- TACTL |= MC0;// Stop Timer_A;
+ //This oughtn't be necessary, but glitches repeat without it.
+ TACTL=0; //disable counter.
+
+
+ P5OUT^=BIT7;//Glitch
+ //asm("nop"); //delay deepens glitch.
+ P5OUT^=BIT7;//Normal
+
+ //This oughtn't be necessary, but glitches repeat without it.
+ TACTL=0; //disable counter.
+
+ //P5OUT^=BIT7;//Normal
return;
}
return;
}
@@
-64,7
+73,7
@@
void glitchapp(u8 app){
//! Set glitching voltages.
void glitchvoltages(u16 gnd, u16 vcc){
//! Set glitching voltages.
void glitchvoltages(u16 gnd, u16 vcc){
- int i;
+
//debugstr("Set glitching voltages: GND and VCC");
//debughex(gnd);
//debughex(vcc);
//debugstr("Set glitching voltages: GND and VCC");
//debughex(gnd);
//debughex(vcc);
@@
-76,6
+85,7
@@
void glitchvoltages(u16 gnd, u16 vcc){
*/
#ifdef DAC12IR
*/
#ifdef DAC12IR
+ int i;
ADC12CTL0 = REF2_5V + REFON; // Internal 2.5V ref on
// Delay here for reference to settle.
for(i=0;i!=0xFFFF;i++) asm("nop");
ADC12CTL0 = REF2_5V + REFON; // Internal 2.5V ref on
// Delay here for reference to settle.
for(i=0;i!=0xFFFF;i++) asm("nop");
@@
-95,7
+105,6
@@
void glitchrate(u16 rate){
void glitchhandle(unsigned char app,
unsigned char verb,
unsigned long len){
void glitchhandle(unsigned char app,
unsigned char verb,
unsigned long len){
- P1OUT&=~1;
switch(verb){
case GLITCHVOLTAGES:
glitchvoltages(cmddataword[0],
switch(verb){
case GLITCHVOLTAGES:
glitchvoltages(cmddataword[0],
@@
-109,30
+118,35
@@
void glitchhandle(unsigned char app,
case GLITCHVERB:
//FIXME parameters don't work yet.
glitchprime();
case GLITCHVERB:
//FIXME parameters don't work yet.
glitchprime();
+ TAR=0; //Reset clock.
handle(cmddata[0],cmddata[1],0);
handle(cmddata[0],cmddata[1],0);
+ TACTL |= MC0;// Stop Timer_A;
break;
case GLITCHTIME:
_DINT();//disable interrupts
TACTL=0; //clear dividers
TACTL|=TACLR; //clear config
TACTL|=TASSEL_SMCLK| //smclk source
break;
case GLITCHTIME:
_DINT();//disable interrupts
TACTL=0; //clear dividers
TACTL|=TACLR; //clear config
TACTL|=TASSEL_SMCLK| //smclk source
- MC_2; //continuou
t
mode.
+ MC_2; //continuou
s
mode.
//perform the function
silent++;//Don't want the function to return anything.
//perform the function
silent++;//Don't want the function to return anything.
+ TAR=0;
handle(cmddata[0],cmddata[1],0);
handle(cmddata[0],cmddata[1],0);
- silent--;
cmddataword[0]=TAR; //Return counter.
cmddataword[0]=TAR; //Return counter.
+ silent--;
txdata(app,verb,2);
break;
case START:
txdata(app,verb,2);
break;
case START:
- glitchvoltages(0xFFF,0);//Inverted VCC and GND.
+ //Testing mode, for looking at the glitch waveform.
+ glitchvoltages(0,0xFFF);//Minimum glitch, for noise test.
+ //glitchvoltages(0,0);//Drop VCC
+ //glitchvoltages(0xFFF,0xFFF);//Raise Ground
P5OUT|=BIT7;//Normal
P5DIR|=BIT7;
while(1){
P5OUT&=~BIT7;//Glitch
P5OUT|=BIT7;//Normal
P5DIR|=BIT7;
while(1){
P5OUT&=~BIT7;//Glitch
- //asm("nop");//asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
- asm("nop"); //Not necessary.
+ //asm("nop"); //Not Necessary
P5OUT|=BIT7;//Normal
asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
P5OUT|=BIT7;//Normal
asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");