projects / simavr / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 026ea0a) | patch
cores: Use correct extint control register
authorJakob Gruber <jakob.gruber@gmail.com>
Fri, 31 Aug 2012 08:41:03 +0000 (10:41 +0200)
committerJakob Gruber <jakob.gruber@gmail.com>
Fri, 31 Aug 2012 09:16:32 +0000 (11:16 +0200)
commitead39534384a577ba325c9a95cb58691f15c4f6f
tree386bf05f04faa508ddbd0dbd270cf6ac1c04897atree | snapshot
parent026ea0a2d08810bf3d271883532c330dd30cbfe8commit | diff
cores: Use correct extint control register

The atmega1280/atmega1281/atmega128/90usb162
have two external interrupt control registers;
EICRA for ISC[0-3]x, and EICRB for ISC[4-7]x.
simavr/cores/sim_90usb162.c diff | blob | history
simavr/cores/sim_mega128.c diff | blob | history
simavr/cores/sim_mega1280.c diff | blob | history
simavr/cores/sim_mega1281.c diff | blob | history
simavr/sim/avr_extint.h diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.