add FPGA generated clocks mhz_16, mhz_96
[trilby-hat-fpga] / ecp5pll.sv
2021-12-30 Dobrica Pavlinusicadd FPGA generated clocks mhz_16, mhz_96