add FPGA generated clocks mhz_16, mhz_96