we need read_verilog instead of read
[trilby-hat-fpga] / openocd /
drwxr-xr-x   ..
-rw-r--r-- 952 trilby.cfg