Fix SBIS etc trace output.
[simavr] / simavr / sim / sim_core.c
2011-02-21 Sami LiedesFix SBIS etc trace output.
2011-02-20 Michel PolletMerge git://gitorious.org/~luki/simavr/lukis-simavr...
2010-10-12 Michel Polletcore: Added a bit of documentation
2010-08-31 Michel Polletmisc: Fixed clang static analizer warnings
2010-08-25 Michel Polletcore: CALL/RET instructions fix
2010-07-05 Michel Polletcore: Fix SBRS/C for 32 bits instructions
2010-07-05 Michel Polletcore: Fix MULS register
2010-04-14 Michel Polletcore: Fixes SBCI
2010-04-04 Michel Polletcore: Add support for RAMPZ and refactor instructions
2010-01-06 Michel Polletcore: Simplify changes to SREG
2010-01-06 Michel Polletcore: Add watchdog timer support
2009-12-26 Michel Polletcore: Shuffled code around
2009-12-24 Michel PolletSPM: Added Self Programming Instruction & Support
2009-12-23 Michel Polletcore: No longer crash if "codeline" is missing
2009-12-23 Michel Polletcomments: What don't you typo the comments, too ?
2009-12-15 Michel PolletAdded support for IRQ triggers on any IO register
2009-12-14 Michel PolletDisable the debugging traces
2009-12-04 Michel PolletMany more changes, timed callbacks etc
2009-12-02 Michel PolletGDB working, some more source massaging
2009-11-30 Michel PolletCores, decoder, uart, ioports - lots of changes
2009-11-24 Michel PolletInitial Commit