summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
e3e1bb6)
self.JTAGID=ord(self.data[0]);
#print "Identified as %02x." % self.JTAGID;
if(not (self.JTAGID==0x89 or self.JTAGID==0x91)):
self.JTAGID=ord(self.data[0]);
#print "Identified as %02x." % self.JTAGID;
if(not (self.JTAGID==0x89 or self.JTAGID==0x91)):
- print "Error, misidentified as %02x." % id;
+ print "Error, misidentified as %02x." % self.JTAGID;
def MSP430haltcpu(self):
"""Halt the CPU."""
def MSP430haltcpu(self):
"""Halt the CPU."""
//Entry sequence from Page 67 of SLAU265A for 4-wire MSP430 JTAG
CLRRST;
//Entry sequence from Page 67 of SLAU265A for 4-wire MSP430 JTAG
CLRRST;
SETRST;
P5DIR&=~RST;
delay(0xFFFF);
SETRST;
P5DIR&=~RST;
delay(0xFFFF);
jtag430_setpc(cmddataword[0]);
txdata(app,verb,0);
break;
jtag430_setpc(cmddataword[0]);
txdata(app,verb,0);
break;
+
+ case JTAG430_COREIP_ID:
+ case JTAG430_DEVICE_ID:
+ cmddataword[0]=0;
+ cmddataword[1]=0;
+ txdata(app,verb,4);
+ break;
+
default:
jtaghandle(app,verb,len);
}
default:
jtaghandle(app,verb,len);
}
+ if(verb!=START && jtag430mode==MSP430MODE){
+ jtag430handle(app,verb,len);
+ return;
+ }
+
switch(verb){
case START:
//Enter JTAG mode.
switch(verb){
case START:
//Enter JTAG mode.