2 ******************************************************************************
\r
3 * @file startup_stm32f10x_xl.s
\r
4 * @author MCD Application Team
\r
7 * @brief STM32F10x XL-Density Devices vector table for RIDE7 toolchain.
\r
8 * This module performs:
\r
9 * - Set the initial SP
\r
10 * - Set the initial PC == Reset_Handler,
\r
11 * - Set the vector table entries with the exceptions ISR address
\r
12 * - Configure the clock system and the external SRAM mounted on
\r
13 * STM3210E-EVAL board to be used as data memory (optional,
\r
14 * to be enabled by user)
\r
15 * - Branches to main in the C library (which eventually
\r
17 * After Reset the Cortex-M3 processor is in Thread mode,
\r
18 * priority is Privileged, and the Stack is set to Main.
\r
19 *******************************************************************************
\r
22 * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
23 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
\r
24 * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
\r
25 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
\r
26 * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
\r
27 * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
29 * <h2><center>© COPYRIGHT 2010 STMicroelectronics</center></h2>
\r
37 .global g_pfnVectors
\r
38 .global Default_Handler
\r
40 /* start address for the initialization values of the .data section.
\r
41 defined in linker script */
\r
43 /* start address for the .data section. defined in linker script */
\r
45 /* end address for the .data section. defined in linker script */
\r
47 /* start address for the .bss section. defined in linker script */
\r
49 /* end address for the .bss section. defined in linker script */
\r
51 /* stack used for SystemInit_ExtMemCtl; always internal RAM used */
\r
53 .equ BootRAM, 0xF1E0F85F
\r
55 * @brief This is the code that gets called when the processor first
\r
56 * starts execution following a reset event. Only the absolutely
\r
57 * necessary set is performed, after which the application
\r
58 * supplied main() routine is called.
\r
63 .section .text.Reset_Handler
\r
65 .type Reset_Handler, %function
\r
68 /* Copy the data segment initializers from flash to SRAM */
\r
86 /* Zero fill the bss segment. */
\r
95 /* Call the clock system intitialization function.*/
\r
97 /* Call the application's entry point.*/
\r
100 .size Reset_Handler, .-Reset_Handler
\r
103 * @brief This is the code that gets called when the processor receives an
\r
104 * unexpected interrupt. This simply enters an infinite loop, preserving
\r
105 * the system state for examination by a debugger.
\r
109 .section .text.Default_Handler,"ax",%progbits
\r
113 .size Default_Handler, .-Default_Handler
\r
114 /******************************************************************************
\r
116 * The minimal vector table for a Cortex M3. Note that the proper constructs
\r
117 * must be placed on this to ensure that it ends up at physical address
\r
120 *******************************************************************************/
\r
121 .section .isr_vector,"a",%progbits
\r
122 .type g_pfnVectors, %object
\r
123 .size g_pfnVectors, .-g_pfnVectors
\r
128 .word Reset_Handler
\r
130 .word HardFault_Handler
\r
131 .word MemManage_Handler
\r
132 .word BusFault_Handler
\r
133 .word UsageFault_Handler
\r
139 .word DebugMon_Handler
\r
141 .word PendSV_Handler
\r
142 .word SysTick_Handler
\r
143 .word WWDG_IRQHandler
\r
144 .word PVD_IRQHandler
\r
145 .word TAMPER_IRQHandler
\r
146 .word RTC_IRQHandler
\r
147 .word FLASH_IRQHandler
\r
148 .word RCC_IRQHandler
\r
149 .word EXTI0_IRQHandler
\r
150 .word EXTI1_IRQHandler
\r
151 .word EXTI2_IRQHandler
\r
152 .word EXTI3_IRQHandler
\r
153 .word EXTI4_IRQHandler
\r
154 .word DMA1_Channel1_IRQHandler
\r
155 .word DMA1_Channel2_IRQHandler
\r
156 .word DMA1_Channel3_IRQHandler
\r
157 .word DMA1_Channel4_IRQHandler
\r
158 .word DMA1_Channel5_IRQHandler
\r
159 .word DMA1_Channel6_IRQHandler
\r
160 .word DMA1_Channel7_IRQHandler
\r
161 .word ADC1_2_IRQHandler
\r
162 .word USB_HP_CAN1_TX_IRQHandler
\r
163 .word USB_LP_CAN1_RX0_IRQHandler
\r
164 .word CAN1_RX1_IRQHandler
\r
165 .word CAN1_SCE_IRQHandler
\r
166 .word EXTI9_5_IRQHandler
\r
167 .word TIM1_BRK_TIM9_IRQHandler
\r
168 .word TIM1_UP_TIM10_IRQHandler
\r
169 .word TIM1_TRG_COM_TIM11_IRQHandler
\r
170 .word TIM1_CC_IRQHandler
\r
171 .word TIM2_IRQHandler
\r
172 .word TIM3_IRQHandler
\r
173 .word TIM4_IRQHandler
\r
174 .word I2C1_EV_IRQHandler
\r
175 .word I2C1_ER_IRQHandler
\r
176 .word I2C2_EV_IRQHandler
\r
177 .word I2C2_ER_IRQHandler
\r
178 .word SPI1_IRQHandler
\r
179 .word SPI2_IRQHandler
\r
180 .word USART1_IRQHandler
\r
181 .word USART2_IRQHandler
\r
182 .word USART3_IRQHandler
\r
183 .word EXTI15_10_IRQHandler
\r
184 .word RTCAlarm_IRQHandler
\r
185 .word USBWakeUp_IRQHandler
\r
186 .word TIM8_BRK_TIM12_IRQHandler
\r
187 .word TIM8_UP_TIM13_IRQHandler
\r
188 .word TIM8_TRG_COM_TIM14_IRQHandler
\r
189 .word TIM8_CC_IRQHandler
\r
190 .word ADC3_IRQHandler
\r
191 .word FSMC_IRQHandler
\r
192 .word SDIO_IRQHandler
\r
193 .word TIM5_IRQHandler
\r
194 .word SPI3_IRQHandler
\r
195 .word UART4_IRQHandler
\r
196 .word UART5_IRQHandler
\r
197 .word TIM6_IRQHandler
\r
198 .word TIM7_IRQHandler
\r
199 .word DMA2_Channel1_IRQHandler
\r
200 .word DMA2_Channel2_IRQHandler
\r
201 .word DMA2_Channel3_IRQHandler
\r
202 .word DMA2_Channel4_5_IRQHandler
\r
247 .word BootRAM /* @0x1E0. This is for boot in RAM mode for
\r
248 STM32F10x XL Density devices. */
\r
249 /*******************************************************************************
\r
251 * Provide weak aliases for each Exception handler to the Default_Handler.
\r
252 * As they are weak aliases, any function with the same name will override
\r
255 *******************************************************************************/
\r
258 .thumb_set NMI_Handler,Default_Handler
\r
260 .weak HardFault_Handler
\r
261 .thumb_set HardFault_Handler,Default_Handler
\r
263 .weak MemManage_Handler
\r
264 .thumb_set MemManage_Handler,Default_Handler
\r
266 .weak BusFault_Handler
\r
267 .thumb_set BusFault_Handler,Default_Handler
\r
269 .weak UsageFault_Handler
\r
270 .thumb_set UsageFault_Handler,Default_Handler
\r
273 .thumb_set SVC_Handler,Default_Handler
\r
275 .weak DebugMon_Handler
\r
276 .thumb_set DebugMon_Handler,Default_Handler
\r
278 .weak PendSV_Handler
\r
279 .thumb_set PendSV_Handler,Default_Handler
\r
281 .weak SysTick_Handler
\r
282 .thumb_set SysTick_Handler,Default_Handler
\r
284 .weak WWDG_IRQHandler
\r
285 .thumb_set WWDG_IRQHandler,Default_Handler
\r
287 .weak PVD_IRQHandler
\r
288 .thumb_set PVD_IRQHandler,Default_Handler
\r
290 .weak TAMPER_IRQHandler
\r
291 .thumb_set TAMPER_IRQHandler,Default_Handler
\r
293 .weak RTC_IRQHandler
\r
294 .thumb_set RTC_IRQHandler,Default_Handler
\r
296 .weak FLASH_IRQHandler
\r
297 .thumb_set FLASH_IRQHandler,Default_Handler
\r
299 .weak RCC_IRQHandler
\r
300 .thumb_set RCC_IRQHandler,Default_Handler
\r
302 .weak EXTI0_IRQHandler
\r
303 .thumb_set EXTI0_IRQHandler,Default_Handler
\r
305 .weak EXTI1_IRQHandler
\r
306 .thumb_set EXTI1_IRQHandler,Default_Handler
\r
308 .weak EXTI2_IRQHandler
\r
309 .thumb_set EXTI2_IRQHandler,Default_Handler
\r
311 .weak EXTI3_IRQHandler
\r
312 .thumb_set EXTI3_IRQHandler,Default_Handler
\r
314 .weak EXTI4_IRQHandler
\r
315 .thumb_set EXTI4_IRQHandler,Default_Handler
\r
317 .weak DMA1_Channel1_IRQHandler
\r
318 .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
\r
320 .weak DMA1_Channel2_IRQHandler
\r
321 .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
\r
323 .weak DMA1_Channel3_IRQHandler
\r
324 .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
\r
326 .weak DMA1_Channel4_IRQHandler
\r
327 .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
\r
329 .weak DMA1_Channel5_IRQHandler
\r
330 .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
\r
332 .weak DMA1_Channel6_IRQHandler
\r
333 .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
\r
335 .weak DMA1_Channel7_IRQHandler
\r
336 .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
\r
338 .weak ADC1_2_IRQHandler
\r
339 .thumb_set ADC1_2_IRQHandler,Default_Handler
\r
341 .weak USB_HP_CAN1_TX_IRQHandler
\r
342 .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
\r
344 .weak USB_LP_CAN1_RX0_IRQHandler
\r
345 .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
\r
347 .weak CAN1_RX1_IRQHandler
\r
348 .thumb_set CAN1_RX1_IRQHandler,Default_Handler
\r
350 .weak CAN1_SCE_IRQHandler
\r
351 .thumb_set CAN1_SCE_IRQHandler,Default_Handler
\r
353 .weak EXTI9_5_IRQHandler
\r
354 .thumb_set EXTI9_5_IRQHandler,Default_Handler
\r
356 .weak TIM1_BRK_TIM9_IRQHandler
\r
357 .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
\r
359 .weak TIM1_UP_TIM10_IRQHandler
\r
360 .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
\r
362 .weak TIM1_TRG_COM_TIM11_IRQHandler
\r
363 .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
\r
365 .weak TIM1_CC_IRQHandler
\r
366 .thumb_set TIM1_CC_IRQHandler,Default_Handler
\r
368 .weak TIM2_IRQHandler
\r
369 .thumb_set TIM2_IRQHandler,Default_Handler
\r
371 .weak TIM3_IRQHandler
\r
372 .thumb_set TIM3_IRQHandler,Default_Handler
\r
374 .weak TIM4_IRQHandler
\r
375 .thumb_set TIM4_IRQHandler,Default_Handler
\r
377 .weak I2C1_EV_IRQHandler
\r
378 .thumb_set I2C1_EV_IRQHandler,Default_Handler
\r
380 .weak I2C1_ER_IRQHandler
\r
381 .thumb_set I2C1_ER_IRQHandler,Default_Handler
\r
383 .weak I2C2_EV_IRQHandler
\r
384 .thumb_set I2C2_EV_IRQHandler,Default_Handler
\r
386 .weak I2C2_ER_IRQHandler
\r
387 .thumb_set I2C2_ER_IRQHandler,Default_Handler
\r
389 .weak SPI1_IRQHandler
\r
390 .thumb_set SPI1_IRQHandler,Default_Handler
\r
392 .weak SPI2_IRQHandler
\r
393 .thumb_set SPI2_IRQHandler,Default_Handler
\r
395 .weak USART1_IRQHandler
\r
396 .thumb_set USART1_IRQHandler,Default_Handler
\r
398 .weak USART2_IRQHandler
\r
399 .thumb_set USART2_IRQHandler,Default_Handler
\r
401 .weak USART3_IRQHandler
\r
402 .thumb_set USART3_IRQHandler,Default_Handler
\r
404 .weak EXTI15_10_IRQHandler
\r
405 .thumb_set EXTI15_10_IRQHandler,Default_Handler
\r
407 .weak RTCAlarm_IRQHandler
\r
408 .thumb_set RTCAlarm_IRQHandler,Default_Handler
\r
410 .weak USBWakeUp_IRQHandler
\r
411 .thumb_set USBWakeUp_IRQHandler,Default_Handler
\r
413 .weak TIM8_BRK_TIM12_IRQHandler
\r
414 .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
\r
416 .weak TIM8_UP_TIM13_IRQHandler
\r
417 .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
\r
419 .weak TIM8_TRG_COM_TIM14_IRQHandler
\r
420 .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
\r
422 .weak TIM8_CC_IRQHandler
\r
423 .thumb_set TIM8_CC_IRQHandler,Default_Handler
\r
425 .weak ADC3_IRQHandler
\r
426 .thumb_set ADC3_IRQHandler,Default_Handler
\r
428 .weak FSMC_IRQHandler
\r
429 .thumb_set FSMC_IRQHandler,Default_Handler
\r
431 .weak SDIO_IRQHandler
\r
432 .thumb_set SDIO_IRQHandler,Default_Handler
\r
434 .weak TIM5_IRQHandler
\r
435 .thumb_set TIM5_IRQHandler,Default_Handler
\r
437 .weak SPI3_IRQHandler
\r
438 .thumb_set SPI3_IRQHandler,Default_Handler
\r
440 .weak UART4_IRQHandler
\r
441 .thumb_set UART4_IRQHandler,Default_Handler
\r
443 .weak UART5_IRQHandler
\r
444 .thumb_set UART5_IRQHandler,Default_Handler
\r
446 .weak TIM6_IRQHandler
\r
447 .thumb_set TIM6_IRQHandler,Default_Handler
\r
449 .weak TIM7_IRQHandler
\r
450 .thumb_set TIM7_IRQHandler,Default_Handler
\r
452 .weak DMA2_Channel1_IRQHandler
\r
453 .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
\r
455 .weak DMA2_Channel2_IRQHandler
\r
456 .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
\r
458 .weak DMA2_Channel3_IRQHandler
\r
459 .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
\r
461 .weak DMA2_Channel4_5_IRQHandler
\r
462 .thumb_set DMA2_Channel4_5_IRQHandler,Default_Handler
\r
464 /******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/
\r