2 ******************************************************************************
\r
3 * @file startup_stm32f10x_md.s
\r
4 * @author MCD Application Team
\r
7 * @brief STM32F10x Medium Density Devices vector table for RIDE7 toolchain.
\r
8 * This module performs:
\r
9 * - Set the initial SP
\r
10 * - Set the initial PC == Reset_Handler,
\r
11 * - Set the vector table entries with the exceptions ISR address
\r
12 * - Configure the clock system
\r
13 * - Branches to main in the C library (which eventually
\r
15 * After Reset the Cortex-M3 processor is in Thread mode,
\r
16 * priority is Privileged, and the Stack is set to Main.
\r
17 *******************************************************************************
\r
20 * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
21 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
\r
22 * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
\r
23 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
\r
24 * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
\r
25 * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
27 * <h2><center>© COPYRIGHT 2010 STMicroelectronics</center></h2>
\r
35 .global g_pfnVectors
\r
36 .global Default_Handler
\r
38 /* start address for the initialization values of the .data section.
\r
39 defined in linker script */
\r
41 /* start address for the .data section. defined in linker script */
\r
43 /* end address for the .data section. defined in linker script */
\r
45 /* start address for the .bss section. defined in linker script */
\r
47 /* end address for the .bss section. defined in linker script */
\r
50 .equ BootRAM, 0xF108F85F
\r
52 * @brief This is the code that gets called when the processor first
\r
53 * starts execution following a reset event. Only the absolutely
\r
54 * necessary set is performed, after which the application
\r
55 * supplied main() routine is called.
\r
60 .section .text.Reset_Handler
\r
62 .type Reset_Handler, %function
\r
65 /* Copy the data segment initializers from flash to SRAM */
\r
83 /* Zero fill the bss segment. */
\r
92 /* Call the clock system intitialization function.*/
\r
94 /* Call the application's entry point.*/
\r
97 .size Reset_Handler, .-Reset_Handler
\r
100 * @brief This is the code that gets called when the processor receives an
\r
101 * unexpected interrupt. This simply enters an infinite loop, preserving
\r
102 * the system state for examination by a debugger.
\r
106 .section .text.Default_Handler,"ax",%progbits
\r
110 .size Default_Handler, .-Default_Handler
\r
111 /******************************************************************************
\r
113 * The minimal vector table for a Cortex M3. Note that the proper constructs
\r
114 * must be placed on this to ensure that it ends up at physical address
\r
117 ******************************************************************************/
\r
118 .section .isr_vector,"a",%progbits
\r
119 .type g_pfnVectors, %object
\r
120 .size g_pfnVectors, .-g_pfnVectors
\r
125 .word Reset_Handler
\r
127 .word HardFault_Handler
\r
128 .word MemManage_Handler
\r
129 .word BusFault_Handler
\r
130 .word UsageFault_Handler
\r
136 .word DebugMon_Handler
\r
138 .word PendSV_Handler
\r
139 .word SysTick_Handler
\r
140 .word WWDG_IRQHandler
\r
141 .word PVD_IRQHandler
\r
142 .word TAMPER_IRQHandler
\r
143 .word RTC_IRQHandler
\r
144 .word FLASH_IRQHandler
\r
145 .word RCC_IRQHandler
\r
146 .word EXTI0_IRQHandler
\r
147 .word EXTI1_IRQHandler
\r
148 .word EXTI2_IRQHandler
\r
149 .word EXTI3_IRQHandler
\r
150 .word EXTI4_IRQHandler
\r
151 .word DMA1_Channel1_IRQHandler
\r
152 .word DMA1_Channel2_IRQHandler
\r
153 .word DMA1_Channel3_IRQHandler
\r
154 .word DMA1_Channel4_IRQHandler
\r
155 .word DMA1_Channel5_IRQHandler
\r
156 .word DMA1_Channel6_IRQHandler
\r
157 .word DMA1_Channel7_IRQHandler
\r
158 .word ADC1_2_IRQHandler
\r
159 .word USB_HP_CAN1_TX_IRQHandler
\r
160 .word USB_LP_CAN1_RX0_IRQHandler
\r
161 .word CAN1_RX1_IRQHandler
\r
162 .word CAN1_SCE_IRQHandler
\r
163 .word EXTI9_5_IRQHandler
\r
164 .word TIM1_BRK_IRQHandler
\r
165 .word TIM1_UP_IRQHandler
\r
166 .word TIM1_TRG_COM_IRQHandler
\r
167 .word TIM1_CC_IRQHandler
\r
168 .word TIM2_IRQHandler
\r
169 .word TIM3_IRQHandler
\r
170 .word TIM4_IRQHandler
\r
171 .word I2C1_EV_IRQHandler
\r
172 .word I2C1_ER_IRQHandler
\r
173 .word I2C2_EV_IRQHandler
\r
174 .word I2C2_ER_IRQHandler
\r
175 .word SPI1_IRQHandler
\r
176 .word SPI2_IRQHandler
\r
177 .word USART1_IRQHandler
\r
178 .word USART2_IRQHandler
\r
179 .word USART3_IRQHandler
\r
180 .word EXTI15_10_IRQHandler
\r
181 .word RTCAlarm_IRQHandler
\r
182 .word USBWakeUp_IRQHandler
\r
190 .word BootRAM /* @0x108. This is for boot in RAM mode for
\r
191 STM32F10x Medium Density devices. */
\r
193 /*******************************************************************************
\r
195 * Provide weak aliases for each Exception handler to the Default_Handler.
\r
196 * As they are weak aliases, any function with the same name will override
\r
199 *******************************************************************************/
\r
202 .thumb_set NMI_Handler,Default_Handler
\r
204 .weak HardFault_Handler
\r
205 .thumb_set HardFault_Handler,Default_Handler
\r
207 .weak MemManage_Handler
\r
208 .thumb_set MemManage_Handler,Default_Handler
\r
210 .weak BusFault_Handler
\r
211 .thumb_set BusFault_Handler,Default_Handler
\r
213 .weak UsageFault_Handler
\r
214 .thumb_set UsageFault_Handler,Default_Handler
\r
217 .thumb_set SVC_Handler,Default_Handler
\r
219 .weak DebugMon_Handler
\r
220 .thumb_set DebugMon_Handler,Default_Handler
\r
222 .weak PendSV_Handler
\r
223 .thumb_set PendSV_Handler,Default_Handler
\r
225 .weak SysTick_Handler
\r
226 .thumb_set SysTick_Handler,Default_Handler
\r
228 .weak WWDG_IRQHandler
\r
229 .thumb_set WWDG_IRQHandler,Default_Handler
\r
231 .weak PVD_IRQHandler
\r
232 .thumb_set PVD_IRQHandler,Default_Handler
\r
234 .weak TAMPER_IRQHandler
\r
235 .thumb_set TAMPER_IRQHandler,Default_Handler
\r
237 .weak RTC_IRQHandler
\r
238 .thumb_set RTC_IRQHandler,Default_Handler
\r
240 .weak FLASH_IRQHandler
\r
241 .thumb_set FLASH_IRQHandler,Default_Handler
\r
243 .weak RCC_IRQHandler
\r
244 .thumb_set RCC_IRQHandler,Default_Handler
\r
246 .weak EXTI0_IRQHandler
\r
247 .thumb_set EXTI0_IRQHandler,Default_Handler
\r
249 .weak EXTI1_IRQHandler
\r
250 .thumb_set EXTI1_IRQHandler,Default_Handler
\r
252 .weak EXTI2_IRQHandler
\r
253 .thumb_set EXTI2_IRQHandler,Default_Handler
\r
255 .weak EXTI3_IRQHandler
\r
256 .thumb_set EXTI3_IRQHandler,Default_Handler
\r
258 .weak EXTI4_IRQHandler
\r
259 .thumb_set EXTI4_IRQHandler,Default_Handler
\r
261 .weak DMA1_Channel1_IRQHandler
\r
262 .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
\r
264 .weak DMA1_Channel2_IRQHandler
\r
265 .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
\r
267 .weak DMA1_Channel3_IRQHandler
\r
268 .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
\r
270 .weak DMA1_Channel4_IRQHandler
\r
271 .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
\r
273 .weak DMA1_Channel5_IRQHandler
\r
274 .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
\r
276 .weak DMA1_Channel6_IRQHandler
\r
277 .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
\r
279 .weak DMA1_Channel7_IRQHandler
\r
280 .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
\r
282 .weak ADC1_2_IRQHandler
\r
283 .thumb_set ADC1_2_IRQHandler,Default_Handler
\r
285 .weak USB_HP_CAN1_TX_IRQHandler
\r
286 .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
\r
288 .weak USB_LP_CAN1_RX0_IRQHandler
\r
289 .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
\r
291 .weak CAN1_RX1_IRQHandler
\r
292 .thumb_set CAN1_RX1_IRQHandler,Default_Handler
\r
294 .weak CAN1_SCE_IRQHandler
\r
295 .thumb_set CAN1_SCE_IRQHandler,Default_Handler
\r
297 .weak EXTI9_5_IRQHandler
\r
298 .thumb_set EXTI9_5_IRQHandler,Default_Handler
\r
300 .weak TIM1_BRK_IRQHandler
\r
301 .thumb_set TIM1_BRK_IRQHandler,Default_Handler
\r
303 .weak TIM1_UP_IRQHandler
\r
304 .thumb_set TIM1_UP_IRQHandler,Default_Handler
\r
306 .weak TIM1_TRG_COM_IRQHandler
\r
307 .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
\r
309 .weak TIM1_CC_IRQHandler
\r
310 .thumb_set TIM1_CC_IRQHandler,Default_Handler
\r
312 .weak TIM2_IRQHandler
\r
313 .thumb_set TIM2_IRQHandler,Default_Handler
\r
315 .weak TIM3_IRQHandler
\r
316 .thumb_set TIM3_IRQHandler,Default_Handler
\r
318 .weak TIM4_IRQHandler
\r
319 .thumb_set TIM4_IRQHandler,Default_Handler
\r
321 .weak I2C1_EV_IRQHandler
\r
322 .thumb_set I2C1_EV_IRQHandler,Default_Handler
\r
324 .weak I2C1_ER_IRQHandler
\r
325 .thumb_set I2C1_ER_IRQHandler,Default_Handler
\r
327 .weak I2C2_EV_IRQHandler
\r
328 .thumb_set I2C2_EV_IRQHandler,Default_Handler
\r
330 .weak I2C2_ER_IRQHandler
\r
331 .thumb_set I2C2_ER_IRQHandler,Default_Handler
\r
333 .weak SPI1_IRQHandler
\r
334 .thumb_set SPI1_IRQHandler,Default_Handler
\r
336 .weak SPI2_IRQHandler
\r
337 .thumb_set SPI2_IRQHandler,Default_Handler
\r
339 .weak USART1_IRQHandler
\r
340 .thumb_set USART1_IRQHandler,Default_Handler
\r
342 .weak USART2_IRQHandler
\r
343 .thumb_set USART2_IRQHandler,Default_Handler
\r
345 .weak USART3_IRQHandler
\r
346 .thumb_set USART3_IRQHandler,Default_Handler
\r
348 .weak EXTI15_10_IRQHandler
\r
349 .thumb_set EXTI15_10_IRQHandler,Default_Handler
\r
351 .weak RTCAlarm_IRQHandler
\r
352 .thumb_set RTCAlarm_IRQHandler,Default_Handler
\r
354 .weak USBWakeUp_IRQHandler
\r
355 .thumb_set USBWakeUp_IRQHandler,Default_Handler
\r
357 /******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/
\r